

Jon D. Cooper

1540 West Honeysuckle Lane
Chandler Arizona
85248

480 209 1142 Message

jon.d.cooper@idquest.com

Synopsis

Results-oriented engineering consultant with broad experience in software and hardware engineering including validation, product support, and program management.

Extensive experience in planning, authoring, and reviewing technical information including product test plans, user manuals, technical specifications, application notes, and white papers.

Fifteen-year career with increasing responsibility at Intel Corporation, mostly with embedded microcontrollers, automotive applications, development tools, and intelligent I/O processors.

JDQuest LLC

Consultant and Independent Contractor

Mar'03-Present

Current Projects:

Chandler AZ

1. Technical Information Development: Support for Special Interest Groups and Associations
 - Develop and maintain technical specifications
 - Work with members to fully review specifications
 - Provide source files and desired final output format

Previous Projects:

1. Research and Development: Low cost JTAG debug hardware solution for Intel XScale based products.
2. Technical Information Development: For an international software company, developed end-user documentation from engineering specifications. The project tasks included:
 - Use of the software product to understand functionality and user interaction
 - Convert technical information from a variety of formats to Adobe FrameMaker
 - Work with technical writer to define templates and content outlines
 - Develop content, including screen captures
 - Test product functionality and end-user information usability
 - Client and product information is available on request.

Intel Experience

1987 to 2003, Chandler Arizona

Apr'02-Mar'03

Staff Technical Marketing Engineer – Storage Components

For Intel's Storage Components, responsible for the Applications customer support for Adaptec in California and Florida. This support concentrated on the application use for all Intelligent I/O Processor Storage/RAID designs within Adaptec and included on-site support when required. TME for the IOP315 – an Intelligent I/O processor chipset program for RAID/Storage solutions. Responsibilities: product development team (PDT) participation, silicon product definition, technical specification and end-user documentation development including manuals, datasheets, and application notes. Continued involvement with JTAG debug support that included current debug solutions, mentor support, and the definition of future debug interfaces.

Apr'01-Apr'02

Staff Technical Marketing Engineer – Embedded Microprocessor Tools

Played a key role in bringing the Intel XScale architecture to the general embedded market. Primary focus centered on improving the existing customer development tools for the XScale microarchitecture with attention to I/O processor-based products. Improved the JTAG debugger support for the IOP310 chipset and drove the JTAG debugger third party vendor support for the IOP321 processor. Provided JTAG debug validation support for multiple groups within Intel. Authored debug related application notes and white papers.

Aug'99-Apr'01	Staff Technical Marketing Engineer – Automotive Products Applications support for domestic and international automotive customers. Supported all Intel's embedded microcontrollers sold into the Automotive market segment with primary focus on the MCS®-196 family, including the 8xc196EA and 8xc196EC. Responsibilities: failure analysis on customer returns, datasheet and user manual maintenance, system validation support, customer presentations and design review, and general support for customer applications questions. Managed the i960® and Embedded Intel Architecture (x86) TME support.
Feb'99-Aug'99	Staff Technical Marketing Engineer – StrongARM Tools Responsible for working with third-party vendors to fill the gaps of the StrongARM tool chain. Partnered with the architecture engineering team to define the required silicon debug hooks for the next generation StrongARM core ("XScale"). Facilitated discussions with vendors, customers, and internal clients to specify, develop, and optimize these debug hooks. Defined the entire tool chain and associated third party vendor support. Provided tools guidance to external customers and internal business units who planned on using this next generation XScale core.
Nov'96-Feb'99	Senior Technical Marketing Engineer – i960® Processor Tools Technical liaison for i960 and Intelligent I/O Processor Tools development and third-party vendor support. Responsible for all aspects of the development tools chain including definition, procurement (contracts), tools development, documentation, and testing. Defined evaluation kit contents (H/W and S/W) and ensured usability. Direct link to division, customer, and field for resolving development tools-related issues. Provided training for the field and Intel Customer Support. Helped divisional customer to debug silicon issues by using development tools.
Oct'95-Nov'96	Senior Technical Marketing Engineer – i960® Processor Imaging Products Primary technical support for imaging customers. This included development of a Die Size estimation tool for cost analysis, investigation of present and future packaging solutions, and general manufacturing/development issues. Created and delivered technical presentations to customers along with supplying input to the quotation process. Established an imaging lab to investigate future trends and capabilities for the printing/imaging industry.
Oct'91-Oct'95	Senior Product Development Quality Engineer (PDQE) As Product Engineer for i960® JX Processor, responsibilities included driving the Design For Testability (DFT) effort, test definition, and design validation on the timer unit. Post-silicon responsibilities included managing a team of PDQE's to bring up manufacturing capability (Trillium test/sort development and qualification) and leadership of the Product Development Team, composed of representatives from all engineering disciplines. Test Engineer (ASSP): Responsible for converting two ASIC designs into standard Intel products. Responsibilities included Trillium test/sort program development and transfer to overseas facilities, qualification support, and manufacturing validation plans/reports.
Oct'87-Oct'91	Automotive Product/Test Engineer 8xC196KJ Product Engineer Lead: Responsibilities included Teradyne J941Test/Sort Development and Transfer, Product Implementation Plan, Qualification Coordination, Manufacturing Validation, and general product issues. 8065 Test Engineer: Led two test engineers in the development and design of the 8065 (next generation Engine Controller for Ford Motor Company) Teradyne J941Test/Sort Programs. 82526 Product Engineer: Member of a team that took this product into high volume manufacturing. Responsible for J941 Test/Sort Program Development and transfer to high volume manufacturing, Manufacturing Validation (Characterization) Plans/Reports, and general product issues. 8061 Quality Improvement Team: Responsibilities included test and analysis of incoming 8061 (Engine Controller) failures from Ford Motor Company.

Education	Arizona State University	Tempe, Arizona	1982-1986
	Bachelor of Sciences Degree in Electrical Engineering (BSEE) – Graduated December 1986		
Boards / Panels	Student Choice High School	Tempe, Arizona	2002-2009
	Member of a Charter High School governing board.		